Institute of Microelectronics Ulm University
Automatic sizing of CT ΣΔ-ADCsBack to Start
Maximum Global Gains:
Minimum Inband Gains:
Lower Out-Of-Band Constraints:
Upper Out-Of-Band Constraints:
Maximum STF global gain
dB
Minimum STF inband gains
f/fs dB
f/fs dB
f/fs dB
Lower out-of-band constraints
f/fs dB
f/fs dB
f/fs dB
f/fs dB
f/fs dB
Upper out-of-band constraints
f/fs dB
f/fs dB
f/fs dB
f/fs dB
f/fs dB
Amplitude
min.:
FS
max.:
FS

Frequency
f/fband

Duty Cycle
Excess-loop-delay
t/Ts
Local ELD in [t/Ts]
ADC waveform
Duty cycle:
Time constant τ:
Quantizer levels

Dithering
a/LSB

Desired input swing
min.:
a/FS
max.:
a/FS
Model type
Filter order:
Type: resistive
Type

Value
same as a1
value:
min.:
max.:
Model type
Desired swing
min.:
a/FS
max.:
a/FS

DC-gain
minimize fixed
value (absolute):
min.:
max.:
GBW
minimize fixed
value:
[fs]
min.:
[fs]
max.:
[fs]

Proportional path
optimize fixed
value:
min.:
max.:

Resonance frequency
optimize fixed
value:
[fs]
min.:
[fs]
max.:
[fs]
Quality factor

Output resistance
g/C

fcenter

Choose
OSR
fs
fb

SNR Goal
dB
fcenter

Choose
OSR
fs
fb

SNR Goal
dB
Your email address for response (optional): Your message:
Simulation length
214 215 216

A Hanning3 window is used.